Toward hardware support for Reproducible BLAS http://bebop.cs.berkeley.edu/reproblas/

James Demmel, Hong Diep Nguyen

SCAN 2014 - Wurzburg, Germany

Sep 24, 2014

1/17

Reproducibility

Reproducibility: obtaining bit-wise identical results from different runs of the program on the same input data, regardless of different available resources.

Cause of nonreproducibility: *not* by roundoff error but by the *non-determinism* of accumulative roundoff error.

Due to the *non-associativity* of floating point addition, accumulative roundoff errors depend on the order of evaluation, and therefore depend on available computing resources.

Reproducible Summation

$$s = \sum_{1}^{N} v[i]$$

Error bound: $|s - \sum_{1}^{N} v[i]| < N \times \epsilon \times \sum_{1}^{N} |v[i]|$. Running error depends on the order of evaluation. Solutions:

- Increasing the accuracy (Kahan's algorithm, distillation algorithm, extra precision, ...) can increase the chance of reproducibility but does not guarantee reproducibility.
- Exact arithmetic or correctly-rounded algorithm can provide reproducibility: costly both in terms of memory and computation
- Our proposed solution: pre-rounding technique

Reproducible Summation: Pre-rounding technique



1

¹S.M. Rump, *Ultimately Fast Accurate Summation*, SIAM Journal on Scientific Computing (SISC), 2009

Reproducible Summation: Pre-rounding technique



¹S.M. Rump, *Ultimately Fast Accurate Summation*, SIAM Journal on Scientific Computing (SISC), 2009

1

Idea: representing the partial sum by:

the index of the left-most bin:

$$\texttt{width}(\texttt{Index}) \geq \log_2\left(rac{\texttt{EMAX} - \texttt{EMIN}}{\texttt{W}}
ight)$$

 K numbers of BW bits to represent the K left-most bin. Maximum number of addends that can be added without overflow:

$$N_{max} = 2^{BW-W-1-1}$$

Absolute error bound:

$$|S - \sum_{1}^{N} v_i| \leq N imes ext{ulp}(\textit{last bin}) = N imes 2^{-(K-1)W} imes \max_{1}^{N} |v_i|$$

ReproBLAS http://bebop.cs.berkeley.edu/reproblas

ReproBLAS is a library for (Parallel and Sequential) Reproducible Basic Linear Algebra Subroutines, currently only supports level-1 routines for 4 basic data type (single/double precision, real/complex numbers)

Configuration for double precision: W = 40, K = 3

- Can accumulate up to 2^{(P-1)-W-1} = 2¹¹ = 2048 numbers in mantissa part without any overflow.
- Can accumulate $2^{2*P-W-2} = 2^{64}$ numbers using carry part.
- ► The absolute error bound in the worst case is $N \times 2^{(K-1)*W} \times \max |v_i| = 2^{-80} \times N \times \max |v_i|$
- Require only one reduction operation.
- Run 8× slower than performance-optimized library on a single processor, but only 1.2× slower on massively parallel environment such as CRAY XC30 machine with 1024 processors.

Hardware support

Goals:

- Reduce the slowdown of reproducible operations on single processor to as close to 1× as possible,
- Require minimal changes to current hardware,

Approaches:

- Dedicated Accumulator
- New instructions to support the implementation of reproducible addition:
 - Using existing 128-bit/256-bit register to represent indexed floating-point format,
 - Using existing load-store instructions,
 - Can be pipelined, multi-threaded.

Instructions

Addition

- a native floating-point to an indexed floating-point number
- two indexed floating-point numbers
- Conversion
 - From native floating-point number to indexed numbers: implicitly through the addition
 - From indexed format to native format: not frequently used, can be implemented in software
- Carry-bit propagation: propagate the overflow bit to a higher order register to increase the maximum number of addends.

Data Format Layout

Requirements:

- ▶ width(Index) + K × BW \leq register width
- \blacktriangleright BW > W
- ▶ width(Index) $\geq \log_2 \left(\frac{\text{EMAX} \text{EMIN}}{W} \right)$
- Reasonable error bound:

$$|S - \sum_{1}^{N} v_i| \leq N imes 2^{-(K-1)W}$$

For double precision floating-point number, using 128-bit register:

- width(Index) + K imes BW ≤ 128
- width(Index) $\geq 11 \lceil \log_2(W) \rceil$

Configuration: K = 3, W = 32, BW = 40, width(Index) = 8

Configuration:
$$K = 3$$
, $W = 2^5$, BW = 40, width(I) = 8



Configuration: K = 3, $W = 2^5$, BW = 40, width(I) = 8



Configuration: K = 3, $W = 2^5$, BW = 40, width(I) = 8



Configuration: K = 3, $W = 2^5$, BW = 40, width(I) = 8



Properties

Absolute error bound in the worst case:

$$|s - \sum_{1}^{N} v[i]| \le N \times 2^{(K-1)*W} \times \max |v[i]| = 2^{-64} \times N \times \max |v[i]|$$

Number of additions that can be performed without overflow:

$$N_{max} = 2^{40-32-1-1} = 64$$

◆□▶ ◆□▶ ★ 臣▶ ★ 臣▶ 三臣 - のへで

Carry Propagation





(sign bit, carry bit) = (0,0) : c = 0 (sign bit, carry bit) = (0,1) : c = 1 (sign bit, carry bit) = (1,0) : c = -2 (sign bit, carry bit) = (1,1) : c = -1

Objective: ensure that there will be no overflow over the next $2^{BW-W-1-1}$ additions. Using the same format for the carry register:

$$N_{max} = 2^{BW-W-1-1} * 2^{BW-2}$$

= 2⁴⁵

Experimental results

Simulation in software:

- Implemented in Chisel, a scala-based programming language for hardware construction.
- Operations:
 - RAdd: add 1 double precision FP to an 128-bit Indexed Floating-Point,
 - RAddR: add 2 128-bit Indexed Floating-Point,
 - ▶ RRenorm, RCarry: perform bit propagation to avoid overflow.

each operation can be executed in 1 clock cycle

- No exception-handling
- \blacktriangleright pprox 230 LOC for the hardware construction
- $\blacktriangleright~\approx$ 400 LOC for testing and validation

Reproducible Summation: Algorithm

Sequential summation of N double precision floating-point numbers

```
int i, NB = 64;
Idouble s, c;
for (iN = 0; iN < n; iN += NB) {
   for (i = iN; i < min(n, i+NB); i++) {
      s = RAdd(s, v[i]);
   }
   c = RCarry(c, s);
   s = RRernorm(s);
}</pre>
```

```
Cost: N + O(\frac{N}{NB}) FLOPs
```

Reproducible Sum: Accuracy

$$v[i] = \sin(2.0 * Pi * i/N), \quad N = 10^5$$

Algorithm	$1 \rightarrow N$	$N \rightarrow 1$
quadruple	9.923413837157274E-15	9.92341383715682E-15
Reproducible	9.923377224108076E-15	9.923377224108076E-15
Normal Sum	5.513115788968589E-13	3.0460904930145957E-12

Conslusion

New instructions:

- Operates on existing 128-bit register file,
- Executes in 1 single cycle,
- Requires no change to the scheduling system,
- ► Helps to reduce the cost of reproducible summation to ≈ N FLOPs, and is almost as accurate as the normal summation algorithm.

TODO

- Implementation on real hardware to collect real data on required area as well as the energy consumption of proposed instructions.
- Fused Multiply-Add support
- Implementation for hardware without support of 128-bit register.
- Implementation of BLAS level 2, 3 routines.
- Implementation of software library that provides exactly the same results as those computed using the newly proposed instructions.